Cs302 Assignment No. 04
Due Date: Jan-12-2012
Semester: Fall 2011
CS302: Digital Logic Design
Assignment:
Solution:
Join Our Groups:
Groups.Google.Com/group/vubest
facebook.com/groups/vubest
If you Like This. Please Like us on facebook - Thumbs Up
Due Date: Jan-12-2012
Semester: Fall 2011
CS302: Digital Logic Design
Objectives:
This assignment has been designed to enable you to understand the concepts of:
· Flip Flops
· Shift Registers
Guidelines:
· Perform/write all steps while solving the problems.
Assignment:
Question [Marks: 10]
Show the output waveform for a serial in serial out right shift register for specified data input and clock signal. You are required to shift 10 bits out of shift register.
Assume that register initially contains all 1s. Solution:
Groups.Google.Com/group/vubest
facebook.com/groups/vubest
If you Like This. Please Like us on facebook - Thumbs Up

Comments
Post a Comment